



# TIN/TAN SELECTIVE ETCH IN N10 RMG WITH CHLORINE BASED PLASMAS

TAO ZHENG, VASILE PARASCHIV, HAROLD DEKKERS, LARS-  
AKE RAGNARSSON, ANISH DANGOL, SOON AIK CHEW



# OUTLINE

## N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN

## TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer

## Summary

# OUTLINE

## N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN

## TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer


## Summary

# PMOS 1<sup>ST</sup> RMG PROCESS FLOW


Poly/SiO<sub>2</sub> removal




IL/HfO<sub>2</sub> + pWFM




Metal patterning litho




Dry etch + PR Strip + Wet clean



nWFM + Metal-fill




Metal CMP



# METAL GAPFILL

The major challenge in the RMG module is the gapfill. Current PMOS first CMOS scheme gives limited space left for W Fill. Not straight gate profile also prevent proper filling.



Not even have space for Nmetal stack filling

Gate stack is fully filled by P and N metal stacks, no space left for W.

W is able to fill on top of the P and N-metal stacks

# OUTLINE

N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN


TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer


Summary

# PMOS 1<sup>ST</sup> STOP ON HIGH K AND STOP ON TAN COMPAREMENT

Stop on high K



Stop on TaN



Selective etch between two similar metal layers is very challenging.

# OUTLINE

N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN


**TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach**

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer


Summary

# TIN TO TAN SELECTIVE ETCH MECHANISM

- TiN to TaN selective etch may be achieved with a low temperature Cl<sub>2</sub> based process, because the volatility of TiCl<sub>4</sub> is higher than TaCl<sub>5</sub>.



- High selectivity of TiN to TaN could be achieved by introducing an oxidize plasma etch chemistry which is favouring etch stop on TaN by TaO formation on the surface.




Bond dissociation energy 298k  
KJ/Mol

Ta-N 611, Ta-O 805, Ta-Cl 544,

Ti-N 464, Ti-O 662, Ti-Cl 494,

# EXPERIMENTAL

- ❑ Material etch rates were measured on blanket 10nm thick ALD TiN or TaN layers. Etch experiments were carried out on a 300mm **Lam Research 2300®Kiyo® TCP** plasma etch system.
- ❑ For all experiments, a BCl<sub>3</sub> based break through (BT) step was added to remove the native oxide layer on the surface, otherwise further etching would be impossible.



# OUTLINE

N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN


**TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach**

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer

Summary

# BT STEP STUDY

- ❑ BT needed to enable metal etch
- ❑ BT step study for TiN and TaN
  - TiN BT: BCl<sub>3</sub> base 50v bias power
  - TaN BT: Etching stop was observed with same BT step. Increase to 100v bias BT step to resolve etching stop issue.



# OUTLINE

N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN



**TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach**

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ **TiN and TaN ME study**
- ▶ TiN to TaN selective etch on N10 RMG device wafer

Summary

# TiN ME STUDY 1

- TiN ME study: Cl<sub>2</sub>/He base process with O<sub>2</sub> addition




O<sub>2</sub> addition causes TiN etch stop due to TiO

formation

# TiN ME STUDY 2

- TiN etch process trends study: Cl<sub>2</sub>/He with 4O<sub>2</sub> addition
  - BL = high P / zero bias / T < 50° C







	20mT	50v bias	50°C	BL
EP time	10s	10s	11s	10s
Mass loss	40%	60%	80%	30%

Ti oxidation step not sensitive to P and bias  
Sensitive to T and O<sub>2</sub> flow: chemically driven

# TAN ME STUDY

- TaN ME study: Cl<sub>2</sub>/He base process with O<sub>2</sub> addition
  - ~2:1 TiN-to-TaN selectivity was achieved with Cl<sub>2</sub>/He only process.
  - Etching stop of TaN was observed by adding 2sccm O<sub>2</sub> in Cl<sub>2</sub> based process.
  - The best results obtained on blanket wafers have been transferred to planar devices wafers. There is no shift in the (EWF) for both N and P-type device.



# OUTLINE

N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN


**TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach**

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer


Summary

# N10 RMG TIN/TAN SELECTIVE ETCH RESULT

- ❑ Selective etch 5nmTiN over 3nmTaN: Cl<sub>2</sub>/He/2O<sub>2</sub> base process.
  - TiN was fully removed selectively to the oxidized TaN in 40nm gate structure.
  - Etch stop was observed in the 20nm and 30nm gate structure due to full fill. Thin down the WFM TiN-TaN-TiN trilayer to keep enough gap space is important for the future device scaling.



40nm Gate



# OUTLINE

N10 CMOS RMG process flow

- ▶ pMOS 1<sup>st</sup> stop on high K
- ▶ pMOS 1<sup>st</sup> stop on TaN

TiN /TaN selective etch for pMOS 1<sup>st</sup> stop on TaN approach

- ▶ TiN/TaN selective etch mechanism
- ▶ Native oxide layer break through study
- ▶ TiN and TaN ME study
- ▶ TiN to TaN selective etch on N10 RMG device wafer

Summary

# SUMMARY

- pMOS 1<sup>st</sup> stop on TaN approach can avoid highK layer exposed to plasma and has more space for Metal deposition.
- High TiN to TaN selectivity can be achieved by introducing O<sub>2</sub> into Cl<sub>2</sub>/He plasma.
- PMOS 1st stop on TaN and stop on highK approach got comparable device performance on planer device wafer.
- 5nm TiN was fully removed selectively to 3nm TaN in N10 RMG for 40nm gate structure.
- However, an etch stop was observed in the 20nm and 30nm gate structure. Thin down the WFM to keep enough gap space is important for future device scaling.

# ACKNOWLEDGEMENTS

- Specially thanks to UPM ETCH team, Jean-Francois de Marneffe for advice and correction.
- Specially thanks to Logic integration team, Horiguchi Naoto for advice and discussion.
- Specially thanks to MCA team, Jef Geypen, Paola Favia and Hugo Bender for TEM support.




**ASPIRE  
INVENT  
ACHIEVE**



# TIN AND TAN ETCH WITHOUT BT STEP

- Etching stop was observed without BT step: ME only Cl<sub>2</sub>/He base
  - TiN EP **OES 415nm**, no obvious EP and mass loss observed.



- TaN EP **OES 521nm**, no obvious EP and mass loss observed.

